

≓

Fig




Fig.2




Fig3






Fig4



F: g 5








Fig7

from host to card to host fer card to host to card to host fer card to host to card to host to card to host fer card to host fer card to host fer card to host to host fer card to host fer card



3



Figio




Fig 11

Sequential data:

O

end bit, always '1'
sent when transfer interrupted by a CMD

start bit:

end bit, always '1'
sent when transfer interrupted by a CMD

end bit:
always '1'

end bit:
always '1'

end bit:
always '1'

end bit.
always '1'

e




Fig. 13




Fig 14

OCR bit position	VDD voltage window
0-7	reserved
8	2.0-2.1
9	2.1-2.2
10	2.2-2.3
11	2.3-2.4
12	2.4-2.5
13	2.5-2.6
14	2.6-2.7
15	2.7-2.8
16	2.8-2.9
17·	2.9-3.0
18	3.0-3.1
19	3.1-3.2
20	3.2-3.3
21	3.3-3.4
22	3.4-3.5
23	3.5-3.6
24-30	reserved
31	card power up status bit (busy)1

¹⁾This bit is set to LOW if the card has not finished the power up routine

Field	Width	CID-slice
MID		
		[127:104]
	7	[103:8]
-		[7:1] [0:0]
	Field MID CIN CRC	MID 24 CIN 96

Name	Field	SAP	Cell	
CSD structure		Width	Type	CSD-slice
MMC protocol version	CSD_STRUCTURE	2	R	
reserved)	MMC_PROT	4	R	[127:126]
data read access-time-1		27.1		[125:122]
data read access-time-2 in CLK	TAAC	8	R	02151201
cycles (NSAC*100)	NSAC	8	R	[119:112]
nax. data transfer rate	TRAN OPEN		1"	[111:104]
ard command classes	TRAN_SPEED	8	R	[103:96]
nax. read data block length	CCC	12	R	[95:84]
artial blocks for read allowed	READ_BL_LEN	4	R	[83:80]
rite block misalignment	READ_BL_PARTIAL	. 1	R	[79:79]
ead block misalignment	WRITE_BLK_MISALIGN	1	R	[78:78]
SR implemented	READ_BLK_MISALIGN	1	R	[77:77]
xternal Vpp	DSR_IMP	1	R	[76:76]
evice size mantissa	VPROG	2.	R	
evice size exponent	C_SIZE_MANT	8	R	[75:74]
ax. read current @V _{DD} min	C_SIZE_EXP	4	R	[73:66] [65:62]
ax. read current @V _{DD} max	VDD_R_CURR_MIN	3	R	
э-рр тах	VDD_R_CURR_MAX	3	R	[61:59]
				[58:56]

Name			7	[58:56]
max. write current @V _{DD} min	Field	Width	Cell Type	CSD-slice
max units content @vDD min	VDD_W_CURR_MIN	3	R	155.503
max. write current @V _{DD} max	VDD_W_CURR_MAX	3	-	[55:53]
max. V _{PP} current	VPP_CURR		R	[52:50]
erase sector size	SECTOR_SIZE	3	R	[49:47]
erase group size	ERASE_GRP_SIZE	5	R	[46:42]
write protect group size	WID ODD SIZE	5	R	[41:37]
vrite protect group enable	WP_GRP_SIZE	5	R	[36:32]
manufacturer default ECC	WP_GRP_ENABLE	1	Ŕ	[31:31]
tream write speed factor	DEFAULT_ECC	2	R	[30:29]
nax. write data block length	R2W_FACTOR	3	R	[28:26]
partial blocks for "	WRITE_BL_LEN	4	R	
artial blocks for write allowed	WRITE_BL_PARTIAL	1	R	[25:22]
eserved.			K	[21:21]
eserved		の記述を表	以起逐步	120461
opy flag (OTP)	COPY		RAW	105A3) Reve
ermanent write protection		1	RW	[12:12]
emporary write protection	PERM_WRITE_PROTECT	1	RW	[11:11]
CC code	TMP_WRITE_PROTECT	1	R/W/E	[10:10]
RC	ECC	2	R/W/E	[9:8]
ot used, always '1'	CRC	7	R/W/E	[7:1]
		1		[0:0]



CSD_STRUCTURE	CSD structure version	Vollate
1	CSD version No. 1.0 CSD version No. 1.1 reserved	Valid for MMC protocol version MMC protocol version 1.0-1.2 MMC protocol version 1.4

MMC_PROT	MMC protocol version
0	MMC protocol version 1.0-1-2
1	MMC protocol version 1.3
2-15	reserved

TAAC bit position	code
2:0	time exponent 0=1ns, 1=10ns, 2=100ns, 3=1μμs, 4=10μμs, 5=100μμs, 6=1ms, 7=10ms
6:3	time mantissa 0=reserved, 1=1.0, 2=1.2, 3=1.3, 4=1.5, 5=2.0, 6=2.5, 7=3.0, 8=3.5, 9=4.0, A=4.5, B=5.0, C=5.5, D=6.0, E=7.0, F=8.0
7	reserved

	** · · · · · · · · · · · · · · · · · ·
TRAN_SPEED bit	code
2:0	transfer rate exponent 0=100kbit/s, 1=1Mbit/s, 2=10Mbit/s, 3=100Mbit/s, 4 7=reserved
6:3	time mantissa 0=reserved, 1=1.0, 2=1.2, 3=1.3, 4=1.5, 5=2.0, 6=2.5, 7=3.0, 8=3.5, 9=4.0, A=4.5, B=5.0, C=5.5, D=6.0, E=7.0, F=8.0
7	reserved

CCC blt	Supported card command class
0	class 0
1	class 1

11	class 11

BL_LEN	Block length	Remark
0	2 ⁰ = 1 Byte	
1	2 ¹ = 2 Bytes	
11	2 ¹¹ = 2048 Bytes	7 5
12-14	reserved	
15	any	can be set by the host in 1 Byte steps between 1 Byte and (theoretically) the total device size

DSR_IMP	DSR type
0	no DSR implemented
1 ,	DSR implemented

VDD_R_CURR_MIN VDD_W_CURR_MIN	code for current consumption @ $V_{ m DD}$
2:0	0=0.5mA; 1=1mA; 2=5mA; 3=10mA; 4=25mA; 5=35mA; 6=60mA; 7=100mA

VDD_R_CURR_MAX VDD_W_CURR_MAX	code for current consumption @ V _{DD}							
2:0	0=1mA; 1=5mA; 2=10mA; 3=25mA; 4=35mA; 5=45mA; 6=80mA; 7=200mA							
	Figzs							

R2W_FACTOR	Multiples of read access time					
0	1					
1	2 (write half as fast as read)					
2	4					
3	8					
4	16					
5	32					
6,7	reserved					

ECC	ECC type	Maximum number of correctable bits per block						
0	none (default)	none						
1	BCH (542,512)	3						
2-3	reserved	•						

Eig 27

	Command classes									
CSD Field	0	1	2	3	4	5	6	7	8	9
CSD_STRUCTURE	+	+	+	+	+	+	+	+	 _	
MMC_PROT	+	+	+	+	+	+	+	+	++	+
TAAC		+	1+	+	+	╁	+	+	+	+
NSAC		+	+	+	+	+	+	+	+	┪
TRAN_SPEED		+	+	+	+	+-	+-	+-	+-	
CCC	+	+	+	+	+	1.3	+	+	╂	
READ_BL_LEN	1	1-	+	+	╁∸	1"	+-	+	+	+
READ_BL_PARTIAL	1	1	+	┪	┪—	┪╌╴	┼		┨——	┼
WRITE_BLK_MISALIGN	1	1	1-	┪—	╁	┪─		 	 -	 .
READ_BLK_MISALIGN	1	1	+	+	╅	 	-	┤	┼—	
DSR_IMP	+	+	+	+	+	+	+	. +	 	
VPROG	 	1	1-	+	+	+	+		+	+
C_SIZE_MANT	1	+	+	+	+	+	+	4	+	
C_SIZE_EXP	 	+	+	+	+	+	+	+	 `	
VDD_R_CURR_MIN	1	+	+	 ` -	╁∸	+	+-	+	+	ļ
VDD_R_CURR_MAX	1-	+	+	┼	┼─	 		 	 	
VDD_W_CURR_MIN	1	1	 	+	+	+	+	+	 	
VDD_W_CURR_MAX	1	 	 	+	+	+	+	+	+	<u> </u>
VPP_CURR	1		 	+	+	+	+	+	<u> </u>	
SECTOR_SIZE	1	<u> </u>		 	├ `	+	+	+	+	—
ERASE_GRP_SIZE	1		 	 	_	+	+	+	+	
WP_GRP_SIZE	1			 		 	+	+	+	
WP_GRP_ENABLE	1		-	 			+	+	+	
DEFAULT_ECC	1-	+	+	+	+	-	+	+	+	
R2W_FACTOR	 		 	+	+	+	4-	+	+ ·	<u> </u>
WRITE_BL_LEN	1			+	+	+	+	+	+	
WRITE_BL_PARTIAL				+	+	+	+	+	+	<u></u>
COPY	+	+	+	4	+	+	+	+		
PERM_WRITE_PROTECT	+	+	+	+	+	+	+	+	+	+
TMP_WRITE_PROTECT	+	+	+	+	+	+	+	+	+ +	+
ECC		+	+	+	+	+	+	+	+	+
CRC	+	+	+	+	+	+	+	+	+	 -
		L	' -	' -	لـــا				<u> </u>	+




Fig 29




Fig30

1) The card CRC status response was interrupted by the host.

Card	1	Supported commands															
Command Class (CCC)	class description	0	1	2	3	4	7	9	10	11	12	13	15	16	17	18	20
class 0	basic	+	+	+	+	+	+	+	+		+	+	+				Π
class 1	stream read	1	1		7	1		\top	Τ.	+		1.					
class 2	block read	1.	1	T	1.	\top	1	1	T	I^-	1			+	+	+	Π
class 3	stream write	┪	1	1	T	1	1	1	丅	T	Τ	I^-	Γ			1	+
class 4	block write	\top	1	1	1	\top		1	T	Т		I^-	1	+	I^-	1	T
class 5	erase		1	\top	1	1	1	1	1		1		Г	Π	1	Π	I^{-}
class 6	write write-protection	\exists	T	\top		1	1	1	1	1	1	1	Τ	Π		I^-	T
class 7	read write-protection		1	1	1	1	1			1			Τ				1
class 8	erase write-protection	┪	1	1	1	┪	1	1	1	1	1	1	1	1	I^-	1	1
class 9	I/O mode		1	丁	\top	1	1	T		1	7	1	1	Τ		T	T
class 10-11	reserved		1	1		1	1	\top	1	T	1	1	T		T	T	T

Card		Su	pp	orte	ed C	on	ıma	ina	S											
Command Class (CCC)	class description	24	25	26	27	28	29	30	32	33	34	35	36	37	38	39	40			
class 0	basic	1	1			Π	·				Ī						·			
class 1	stream read		Π	Γ	Γ	Π					1									
class 2	block read	eg	Π																	
class 3	stream write	1	1	Γ																
class 4	block write	+	+	+	+	1	-	47	1	-										
class 5	erase	7	1	1	Π	T	Π	П	+	+	+	+	+	+	+	1				
class 6	write write-protection	7	1	T	1	+	1	+			T			\mathbb{T}	I					
class 7	read write-protection	7	1	Τ	Τ	T		+	T	T	1							<u> </u>	$\prod_{}$	
class 8	erase write-protection					+	+	+												
Card		Su	pp	orte	ed c	on	ıma	and	s					-					:	
Command Class (CCC)	class description	24	25	26	27	28	29	30	32	33	34	35	36	37	38	39	40			Γ
class 9	I/O mode	1	ļ			Π		Γ			1		Π		Τ	+	+			
class 10-11	reserved	1					Г		<u> </u>		Π					T			Π	
										_		_		_						

		<u> </u>		•	
CMD INDEX	type	argument	resp	abbreviation	command description :
CMD0	bc	[31:0] stuff bits	-	GO_IDLE_STATE	resets all cards to idle state
CMD1	bcr	[31:0] OCR without busy	R3	SEND_OP_COND	asks all cards in idle state to send their operation conditions register contents in the response on the CMD line.
CMD2	bcr	[31:0] stuff bits	R2	ALL_SEND_CID	asks all cards to send their CID numbers on the CMD line
CMD3	ac	[31:16] RCA [15:0] stuff bits	R1 .	SET_RELATIVE_ ADDR	assigns relative address to the card
CMD4	bc	[31:16] DSR [15:0] stuff bits	-	SET_DSR	programs the DSR of all cards
CMD5	sreserv	ed			
GMD6	iresela	/ed.			
CMD7	ac	[31:16] RCA [15:0] stuff bits	R1 (only from the se- lected card)	SELECT/ DESELECT_ CARD	command toggles a card between the stand-by and transfer states or between the programming and disconnect states. In both cases the card is selected by its own relative address and gets deselected by any other address; address 0 deselects all.
GMD8	reser	ved :			
CMD9	ac	[31:16] RCA [15:0] stuff bits	R2	SEND_CSD	addressed card sends its card-specific data (CSD) on the CMD line.
CMD10	ac	[31:16] RCA [15:0] stuff bits	R2	SEND_CID	addressed card sends its card identification (CID) on CMD the line.
CMD11	adtc	[31:0] data address ¹	R1	READ_DAT_UNTIL_ STOP	reads data stream from the card, starting at the given address, until a STOP_TRANSMISSION follows.
CMD12	ac	[31:0] stuff bits	R1	STOP_ TRANSMISSION	forces the card to stop transmission
	-			•	·

CMD	type	argument	resp	abbreviation	command description
CMD13	ac	[31:16] RCA [15:0] stuff bits	R1	SEND_STATUS	addressed card sends its status register.
CMD14	reserv	eders			
CMD15	ac	[31:16] RCA [15:0] stuff bits	-	GO_INACTIVE_ STATE	sets the card to inactive state in order to protect the card stack against communication breakdowns.

Fig38(ont)

CMD INDEX	type	argument	resp	abbreviation	command description
CMD16	ac	[31:0] block length	R1	SET_BLOCKLEN	sets the block length (in bytes) for all following block commands (read and write). Default block length is specified in the CSD.
CMD ₁₇	adtc	[31:0] data address	R1	READ_SINGLE_ BLOCK	reads a block of the size selected by the SET_BLOCKLEN command.1
CMD18	adtc	[31:0] data address	R1	READ_MULTIPLE_ BLOCK	continuously transfers data blocks from card to host until interrupted by a stop command.

Fi439

CMD INDEX	type	argument	resp	abbreviation	command description
CMD20	adtc	[31:0] data address	R1b	WRITE_DAT_UNTI L_ STOP	writes data stream from the host, starting at the given address, until a STOP_TRANSMISSION follows.
GMD21 GMD23	reserv	ed .			

Fig 40

CMD INDEX	type	argument	resp	abbreviation	command description
CMD24	adtc	[31:0] data address	R1b	WRITE_BLOCK	writes a block of the size selected by the SET_BLOCKLEN command.1
CMD25	adtc	[31:0] data address	R1b	WRITE_MULTIPL E_ BLOCK	continuously writes blocks of data until a STOP_TRANSMISSION follows.

CMD	type	argument	resp	abbreviation	command description
CMD26	adtc	[31:0] stuff bits	R1b	PROGRAM_CID	programming of the card Identification register. This command shall be Issued only once per MMC card. The card contains hardware to prevent this operation after the first programming. Normally this command is reserved for the manufacturer.
CMD27	adto	[31:0] stuff bits	R1b	PROGRAM_CSD	programming of the programmable bits of the CSD.

Fra 41 (cont.)

CMD INDEX	type	argument	resp	abbreviation	command description
CMD28	ac -	[31:0] data address	R1b	SET_WRITE_PROT	If the card has write protection features, this command sets the write protection bit of the addressed group. The properties of write protection are coded in the card specific data (WP_GRP_SIZE).
CMD29	ac	[31:0] data address	R1b	CLR_WRITE_PROT	If the card provides write protection features, this command clears the write protection bit of the addressed group.
CMD30	adtc	[31:0] write protect data address	R1	SEND_WRITE_ PROT	If the card provides write protection features, this command asks the card to send the status of the write protection bits. 1

Fig 42

CMD INDEX	type	argument	resp	abbreviation	command description
CMD32	ac	[31:0] data address	R1	TAG_SECTOR_START	sets the address of the first sector of the erase group.
CMD33	ac	[31:0] data address	R1	TAG_SECTOR_END	sets the address of the last sector in a continuous range within the selected erase group, or the address of a single sector to be selected for erase.

CMD INDEX	type	argument	resp	abbreviation	command description
CMD34	ac	[31:0] data address	R1	UNTAG_SECTOR	removes one previously selected sector from the erase selection.
CMD35	ac	[31:0] data address	R1	TAG_ERASE_GROUP_ START	sets the address of the first erase group within a range to be selected for erase
CMD36	ac	[31:0] data address	R1	TAG_ERASE_GROUP_ END	sets the address of the last erase group within a continuous range to be selected for erase
CMD37	ac	[31:0] data address	R1	UNTAG_ERASE_ GROUP	removes one previously selected erase group from the erase selection
CMD38	ac	[31:0] stuff bits	R1b	ERASE	erases all previously selected sectors

Fig 43 (cont)

CMD INDEX	type	argument	resp	abbreviation	command description
CMD39	ac	[31:16] RCA [15:8] register address [7:0] register data	R4	FAST_IO	used to write and read 8 bit (register) data fields. The command addresses a card and a register and provides the data. The R4 response contains data read from the addressed register. This command accesses application dependent registers which are not defined in the MMC standard.
CMD40	bcr	[31:0] stuff bits	R5	GO_IRQ_STATE	Sets the system into interrupt mode
CMD59	างสอบ	ed /ed/tor/ment/fedit/r	er -		

Bit position	47	46	[45:40]	[39:8]	[7:1]	
Width (bits)	1	1	6	32	7	- 0
Value	' 0'	'0'	x	X	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1 41.
Description	start bit	transmission bit	command index	card status	CRC7	end bit

F1945

Bit position	135	134	[133:128]	[127:1]	0
Width (bits)	1	1	6	127	1
Value	' 0'	' O'	'111111'	x	'4'
Description	start bit	transmission bit	reserved	CID or CSD register Incl.	end bit

Fi 946

Bit position	47	46	[45:40]	[39:8]	[7:1]	10
Width (bits)	. 1	1	6	32	7	1
Value	ю.	' 0'	'111111'	×	'1111111'	14.
Description	start bit	transmission bit	reserved	OCR register	reserved	end bit

Bit position	47	46	[45:40]		[39:8] Argument fie	ld	[7:1]	0
Width (bits)	1	1	6	16	8	8	7	1
Value	' 0'	'0'	'100111'	x	х	×	x	'1'
Description	start bit	trans- mission bit	CMD39	RCA [31:16]	register addr. [15:8]	read register contents [7:0]	CRC7	end bit

F1948

Bit position	47	46	[45:40]		39:8] ment field	 [7:1]	0
Width (bits)	1 .	1	6	16 .	16	7	1
Value	' 0'	,0,	'101000'	x ,	x	X	'1'
Description	start bit	trans- mission bit	CMD40	RCA [31:16] of winning card or of the host	[15:0] Not defined. May be used for IRQ data	CRC7	end bit

Bits	Identifier	Туре	Value	Description	Clear Cond Ition
31	OUT_OF_RANGE	ER	'0'= no error '1'= error	The command's argument was out of the allowed range for this card.	С
30	ADDRESS_ERROR	ERX	'0'= no error '1'= error	A misaligned address which did not match the block length was used in the command.	С
29	BLOCK_LEN_ERROR	ER	'0'= no ептог '1'= ептог	The transferred block length is not allowed for this card, or the number of transferred bytes does not match the block length.	С
28	ERASE_SEQ_ERROR	ĒR	'0'= no error '1'= error	An error in the sequence of erase commands occurred.	С
27	ERASE_PARAM	EX	'0'= no error '1'= error	An Invalid selection of sectors or groups for erase occurred.	С
26	WP_VIOLATION	ERX	'0'= not protected '1'= protected	Attempt to program a write protected block.	С
25. 24.			reselwed		
23	COM_CRC_ERROR	ER	'0'= no error '1'= error	The CRC check of the previous command failed.	В
22	ILLEGAL_COMMAND	ER	'0'= no error '1'= error	Command not legal for the card state	В
21	CARD_ECC_FAILED	EX	'0'= success '1'= failure	Card internal ECC was applied but falled to correct the data.	C
20	CC_ERROR	ERX	'0'= no error '1'= error	Internal card controller error	С
19	ERROR	ERX	'0'= no error '1'= error	A general or an unknown error occurred during the operation.	С
18	UNDERRUN	EX	'0'= no епог '1'= епог	The card could not sustain data transfer in stream read mode	С
17	OVERRUN	EX	'0'= no error '1'= error	The card could not sustain data programming in stream write mode	С
16	CID/ CSD_OVERWRITE	ER	'0'= no error '1'= error	can be either one of the following errors: - The CID register has been already written and can not be overwritten - The read only section of the CSD does not match the card content. - An attempt to reverse the copy (set as original) or permanent WP (unprotected) bits was made.	С

Figso

			<u> </u>		
Bits	ldentifier	Туре	Value	Description	Clea
15	WP_ERASE_SKIP	sx	'0'= not protected '1'= protected	Only partial address space was erased due to existing write protected blocks.	itio,
13	CARD_ECC_DISABLE D	sx	'0'= enabled '1'= disabled	The command has been executed without using the internal ECC.	A
	ERASE_RESET	SR	'0'= cleared '1'= set	An erase sequence was cleared before executing because an out of erase sequence command was received	С
12:9	CURRENT_STATE	sx	0 = idle 1 = ready 2 = ident 3 = stby 4 = tran 5 = data 6 = rcv 7 = prg 8 = dis 9-15 = reserved	State of the card. The four bits are interpreted as a binary coded number between 0 and 15.	В
8	READY_FOR_DATA	sx	'0'= not ready '1'= ready	corresponds to buffer empty sig- nalling on the bus	A

Fig 50 (cont)

<u> </u>	
S	Start bit (= '0')
Τ	Transmitter bit (Host = '1', Card = '0')
Р	One-cycle pull-up (= '1')
E	End bit (=1)
Z	high impedance state (-> = '1')
D	Data bits
*	repetition
CRC	Cyclic redundancy check bits (7 bits)
	Card active
	Host active

CMD Response --> -N_{RC} cycles -> -- Host command --> Fig 55

CMD Host command --> -N_{CC} cycles -> -- Host command --> Fig 55

CMD

DAT

F1857

	< Host command>	<-N _C	R cycles -> < Response>	, j
CMD	SITUS CONTENT OF CROPE	ZZ	PER STREET	Fr (58
DAT		DE	Z Z ************	

	< Host command>	<-N _{CR} cycles -> <	Response>	_
CMD	SIL Roontent CRCE	∠ Z 図 S U S U E S U S U E S U S U E S U S U E S U S U	contents CRC E	Fra59
DAT	old data>	DERESER	DDD	

<-CardRsp)->												•								<i>1</i>															
CMD		z	Z	Р	* *	* *	* *	* *	* *	* 1	k # 1	* *	* *	*	P	Р	Р	Р	Р	P.	đ	* *	* * *	* *	* * '	* * *	* *	* *	* * *	*	PF	2 1	P	PP	P	P
'		<u>~-</u> /	IWB	->	<-	Wr	ite	dat	a -	>		٦	CR	Cε	tat	us			<-1	ν,	- >	~	Wri	e (data	a ->			CR	C٤	statu	ıs	~ ;	Busy	ح.	Ш
DAT T	Z	Z	P *	Р	s	Da	ta+	CR	C	=	Z	z	S	ŞIÂ	ūs		2	P	Z	Р,	' Р	S	Dat	a+(CRO	ÞΕ	z	Z	S	Sla	us		S			Z
. '								_	F	٠,	a	k	1																					•		
											71	Ī	1																		•			•		•
				:																																

	< Host Command>	, o, , , , , , , , , , , , , , , , , ,	< Card response>	<host cmnd=""></host>
CMD	S T content CRC E	ZZPP	SIT content GRG E	S T Content
		<c< td=""><td>ard is programming></td><td></td></c<>	ard is programming>	
DAT	DDDDDDD	DEZZSI	300000000000000000000000000000000000000	DZZZZZZZZ
,		F1962		

	Host Command>				<	N _{cr}	Cycles >	< Card response>	<host cmnd=""></host>		
CMD	S T conten	t CF	RCE	Z	Z		Para P	ST CONTENT GRG E	•	ST	Content
	Data block->		CRC Status ¹		us ¹		<c< td=""><td>ard is programming></td><td></td><td></td><td></td></c<>	ard is programming>			
, DAT	DDDD	ZZ	sc	RC	E :	ZZ	5 G 22 2	000000000000000000000000000000000000000	国 Z Z	Z Z	ZZZZ

1) The card CRC status response was interrupted by the host.

- Banks in




Fig 66






Fig 67








Fig 69

